Skip to Main content Skip to Navigation
Journal articles

Modeling and Energy Optimization of LDPC Decoder Circuits With Timing Violations

François Leduc-Primeau 1, 2 Frank Kschischang Warren Gross 3
2 Lab-STICC_IMTA_CACS_IAS
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Complete list of metadatas

https://hal-imt-atlantique.archives-ouvertes.fr/hal-01779767
Contributor : François Leduc-Primeau <>
Submitted on : Thursday, April 26, 2018 - 9:16:52 PM
Last modification on : Wednesday, June 24, 2020 - 4:19:46 PM

Links full text

Identifiers

Citation

François Leduc-Primeau, Frank Kschischang, Warren Gross. Modeling and Energy Optimization of LDPC Decoder Circuits With Timing Violations. IEEE Transactions on Communications, Institute of Electrical and Electronics Engineers, 2018, 66 (3), pp.932 - 946. ⟨10.1109/TCOMM.2017.2778247⟩. ⟨hal-01779767⟩

Share

Metrics

Record views

167