Skip to Main content Skip to Navigation
Conference papers

25 Years of Turbo Codes: From Mb/s to beyond 100 Gb/s

Stefan Weithoffer 1 Charbel Abdel Nour 2, 3 Norbert Wehn 1 Catherine Douillard 2, 3 Claude Berrou 2, 3
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : In this paper, we demonstrate how the development of parallel hardware architectures for turbo decoding can be continued to achieve a throughput of more than 100 Gb/s. A new, fully pipelined architecture shows better error correcting performance for high code rates than the fully parallel approaches known from the literature. This is demonstrated by comparing both architectures for a frame size K = 128 LTE turbo code and a frame size K = 128 turbo code with parity puncture constrained interleaving. To the best of our knowledge, an investigation of the error correcting performance at high code rates of fully parallel decoders is missing from the literature. Moreover, place & route results for a case study implementation of the new architecture on 28 nm technology show a throughput of 102.4 Gb/s and an area efficiency of 4.34 Gb/s making it superior to reported implementations of other parallel decoder hardware architectures.
Complete list of metadata

Cited literature [41 references]  Display  Hide  Download
Contributor : Catherine Douillard Connect in order to contact the contributor
Submitted on : Thursday, September 6, 2018 - 10:45:25 AM
Last modification on : Monday, October 11, 2021 - 2:23:47 PM
Long-term archiving on: : Friday, December 7, 2018 - 4:05:09 PM


Files produced by the author(s)



Stefan Weithoffer, Charbel Abdel Nour, Norbert Wehn, Catherine Douillard, Claude Berrou. 25 Years of Turbo Codes: From Mb/s to beyond 100 Gb/s. 10th International Symposium on Turbo Codes & Iterative Information Processing (ISTC 2018), Dec 2018, Hong Kong, Hong Kong SAR China. ⟨10.1109/ISTC.2018.8625377⟩. ⟨hal-01869012⟩



Record views


Files downloads