V. Gripon and C. Berrou, Sparse neural networks with large learning diversity, IEEE Trans. on Neural Networks, vol.22, issue.7, 2011.
URL : https://hal.archives-ouvertes.fr/hal-00609246

M. Rizk, J. Diguet, N. Onizawa, A. Baghdadi, M. Sepulveda et al., NoC-MRAM architecture for memory-based computing: database-search case study, 15th IEEE Int. NEWCAS Conf, 2017.
URL : https://hal.archives-ouvertes.fr/hal-01528137

S. Matsunaga, J. Hayakawa, S. Ikeda, K. Miura, H. Hasegawa et al., Fabrication of a nonvolatile full adder based on logic-in-memory architecture using magnetic tunnel junctions, Applied Physics Express, vol.1, issue.9, 2008.

T. Hanyu, T. Endoh, D. Suzuki, H. Koike, Y. Ma et al., Standby-power-free integrated circuits using mtj-based vlsi computing, Proc. of the IEEE, vol.104, issue.10, pp.1844-1863, 2016.
DOI : 10.1109/jproc.2016.2574939

D. Fan, S. Angizi, and Z. He, In-memory computing with spintronic devices, 2017 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp.683-688, 2017.
DOI : 10.1109/isvlsi.2017.116

P. Gaillardon, L. Amarú, A. Siemon, E. Linn, R. Waser et al., The programmable logic-inmemory (plim) computer," in DATE, 2016.
DOI : 10.3850/9783981537079_0970

H. R. Lee, C. W. Jen, and C. M. Liu, On the design automation of the memory-based VLSI architectures for FIR filters, IEEE Trans. on Consumer Electronics, vol.39, issue.3, pp.619-629, 1993.

S. Paul and S. Bhunia, A scalable memory-based reconfigurable computing framework for nanoscale crossbar, IEEE Trans. on Nanotechnology, vol.11, issue.3, pp.451-462, 2012.
DOI : 10.1109/tnano.2010.2041556

K. Rahmani, P. Mishra, and S. Bhunia, Memory-based computing for performance and energy improvement in multicore architectures, Great Lakes Symp. on VLSI, 2012.
DOI : 10.1145/2206781.2206851

A. Rahimi, A. Ghofrani, M. A. Lastras-montano, K. T. Cheng, L. Benini et al., Energy-efficient GPGPU architectures via collaborative compilation and memristive memory-based computing, 2014.
DOI : 10.1145/2593069.2593132

K. Martin, M. Rizk, M. Sepulveda, and J. Diguet, Notifying memories: a case-study on data-flow applications with NoC interfaces implementation, 2016.
URL : https://hal.archives-ouvertes.fr/hal-01347736

J. Cong, M. Huang, D. Wu, and C. H. Yu, Invited-heterogeneous datacenters: Options and opportunities, DAC, 2016.
DOI : 10.1145/2897937.2905012

,

P. H. Pham, D. Jelaca, C. Farabet, B. Martini, Y. Lecun et al., Neuflow: Dataflow vision processing system-on-a-chip, 55th Int. Midwest Symp. on Circuits and Systems (MWSCAS), 2012.
DOI : 10.1109/mwscas.2012.6292202

P. Merolla, A million spiking-neuron integrated circuit with a scalable communication network & interface, Science, vol.345, issue.6197, 2014.
DOI : 10.1126/science.1254642

Y. Wang, H. Yu, L. Ni, G. B. Huang, M. Yan et al., An energy-efficient nonvolatile in-memory computing architecture for extreme learning machine by domain-wall nanowire devices, IEEE Trans. on Nanotechnology, vol.14, issue.6, pp.998-1012, 2015.
DOI : 10.1109/tnano.2015.2447531

H. Jarollahi, A nonvolatile associative memory-based contextdriven search engine using 90 nm CMOS/MTJ-Hybrid logic-in-memory architecture, IEEE Jour. on Emerging and Selected Topics in Circuits and Systems, vol.4, issue.4, pp.460-474, 2014.
DOI : 10.1109/jetcas.2014.2361061

URL : https://hal.archives-ouvertes.fr/hal-01172742

J. Diguet, M. Sepulveda, M. Strum, N. L. Griguer, and L. Caetano, Scalable NoC-based architecture of neural coding for new efficient associative memories, Int. Conf. on HW/SW Codesign and System Synthesis (CODES+ISSS), 2013.
DOI : 10.1109/codes-isss.2013.6659006

URL : https://hal.archives-ouvertes.fr/hal-00852591

J. Yoo, S. Yoo, and K. Choi, Active memory processor for networkon-chip-based architecture, IEEE Trans. on Computers, vol.61, issue.5, 2012.

S. Ikeda, A perpendicular-anisotropy CoFeB-MgO magnetic tunnel junction, Nature Materials, vol.9, pp.721-724, 2010.
DOI : 10.1038/nmat2804

R. Takemura, T. Kawahara, K. Miura, H. Yamamoto, J. Hayakawa et al., A 32-Mb SPRAM with 2T1R memory cell, localized bi-directional write driver and '1'/'0' dualarray equalized reference scheme, IEEE Journal of Solid-State Circuits, vol.45, issue.4, 2010.
DOI : 10.1109/jssc.2010.2040120

T. Ohsawa, A 1 Mb nonvolatile embedded memory using 4T2MTJ cell with 32 b fine-grained power gating scheme, IEEE Jour. of SolidState Circuits, vol.48, issue.6, 2013.
DOI : 10.1109/jssc.2013.2253412

C. Kim, K. Kwon, C. Park, S. Jang, and J. Choi, A covalentbonded cross-coupled current-mode sense amplifier for STT-MRAM with 1T1MTJ common source-line structure array, 2015 IEEE International Solid-State Circuits Conference-(ISSCC) Digest of Technical Papers, pp.1-3, 2015.
DOI : 10.1109/isscc.2015.7062962

H. Sato, E. C. Enobio, M. Yamanouchi, S. Ikeda, S. Fukami et al., Properties of magnetic tunnel junctions with a MgO/CoFeB/Ta/CoFeB/MgO recording structure down to junction diameter of 11 nm, Applied Physics Letters, vol.105, issue.6, p.62403, 2014.

K. C. Chun, H. Zhao, J. D. Harms, T. H. Kim, J. P. Wang et al., A scaling roadmap and performance evaluation of in-plane and perpendicular MTJ based STT-MRAMs for high-density cache memory, IEEE Journal of Solid-State Circuits, vol.48, issue.2, pp.598-610, 2013.

S. Peng, W. Kang, M. Wang, K. Cao, X. Zhao et al., Interfacial perpendicular magnetic anisotropy in sub-20 nm tunnel junctions for large-capacity spin-transfer torque magnetic random-access memory, IEEE Magnetics Letters, vol.8, pp.1-5, 2017.

N. Sakimura, High-speed simulator including accurate mtj models for spintronics integrated circuit design, 2012 IEEE International Symposium on Circuits and Systems (ISCAS), pp.1971-1974, 2012.

, Ml repository