C. Berrou, A. Glavieux, and P. Thitimajshima, Near Shannon limit error-correcting coding and decoding: Turbo-codes, Proc. IEEE Int. Conf. Commun, vol.2, pp.1064-1070, 1993.

L. Bahl, J. Cocke, F. Jelinek, and J. Raviv, Optimal decoding of linear codes for minimizing symbol error rate (corresp.), IEEE Trans. Inf. Theory, vol.20, issue.2, pp.284-287, 1974.

P. Robertson, E. Villebrun, and P. Hoeher, A comparison of optimal and sub-optimal MAP decoding algorithms operating in the log domain, Proc. IEEE Int. Conf. Commun, vol.2, pp.1009-1013, 1995.

C. Douillard and M. , Chapter 1. Turbo codes: from first principles to recent standards, Channel Coding: Theory, Algorithms, and Applications, pp.1-53, 2014.
URL : https://hal.archives-ouvertes.fr/hal-01067569

S. Benedetto, D. Divsalar, G. Montorsi, and F. Pollara, A soft-input soft-output maximum a posteriori (MAP) module to decode parallel and serial concatenated codes, JPL TDA Progr. Rep, vol.42, issue.127, pp.1-20, 1996.

J. Zhang and M. P. Fossorier, Shuffled iterative decoding, IEEE Trans. Commun, vol.53, issue.2, pp.209-213, 2005.

O. Muller, A. Baghdadi, and M. Jézéquel, Exploring parallel processing levels for convolutional turbo decoding, Proc. 2nd ICTTA Conf, pp.2353-2358, 2006.
URL : https://hal.archives-ouvertes.fr/hal-02279574

R. G. Maunder, A fully-parallel turbo decoding algorithm, IEEE Trans. Commun, vol.63, issue.8, pp.2762-2775, 2015.

G. Fettweis and H. Meyr, Parallel Viterbi algorithm implementation: breaking the ACS-bottleneck, IEEE Trans. Commun, vol.37, issue.8, pp.785-790, 1989.

C. Tang, C. Wong, C. Chen, C. Lin, and H. Chang, A 952ms/s Max-Log MAP decoder chip using radix-4× 4 ACS architecture, Proc. IEEE Asian Solid-State Circuits Conf, pp.79-82, 2006.

K. Shr, Y. Chang, C. Lin, and Y. Huang, A 6.6pj/bit/iter radix-16 modified log-MAP decoder using two-stage ACS architecture, Proc. IEEE Asian Solid-State Circuits Conf, pp.313-316, 2011.

O. Sánchez, C. Jégo, M. Jézéquel, and Y. Saouter, High speed low complexity radix-16 Max-Log-MAP SISO decoder, Proc. IEEE ICECS, pp.400-403, 2012.

J. Hagenauer and P. Hoeher, A Viterbi algorithm with soft-decision outputs and its applications, Proc. IEEE GLOBECOM, vol.3, pp.1680-1686, 1989.

F. J. Martin-vega, F. Blanquez-casado, F. J. López-martínez, G. Gomez, and J. T. Entrambasaguas, Further improvements in SOVA for highthroughput parallel turbo decoding, IEEE Commun. Lett, vol.19, issue.1, pp.6-9, 2015.

Q. Huang, Q. Xiao, L. Quan, Z. Wang, and S. Wang, Trimming softinput soft-output Viterbi algorithms, IEEE Trans. Commun, vol.64, issue.7, pp.2952-2960, 2016.

G. Battail, Pondération des symboles décodés par l'algorithme de Viterbi, Ann. Telecommun, vol.42, issue.1-2, pp.31-38, 1987.

L. Lin and R. S. Cheng, Improvements in SOVA-based decoding for turbocodes, Proc. IEEE Int, vol.3, pp.137-139, 1997.

G. D. Forney, The Viterbi algorithm, Proc. IEEE, vol.61, pp.268-278, 1973.

A. J. Viterbi, An intuitive justification and a simplified implementation of the map decoder for convolutional codes, IEEE J. on Sel. Areas in Commun, vol.16, issue.2, pp.260-264, 1998.

F. Hemmati and D. Costello, Truncation error probability in Viterbi decoding, IEEE Trans. Commun, vol.25, pp.530-532, 1977.

M. P. Fossorier, F. Burkert, and J. Hagenauer, On the equivalence between SOVA and Max-Log-MAP decodings, IEEE Commun. Lett, vol.2, issue.5, pp.137-139, 1998.

E. Boutillon, W. J. Gross, and P. G. Gulak, VLSI architectures for the MAP algorithm, IEEE Trans. Comm, vol.51, issue.2, pp.175-185, 2003.
URL : https://hal.archives-ouvertes.fr/hal-00105229

C. Benkeser, A. Burg, T. Cupaiuolo, and Q. Huang, Design and optimization of an HSDPA turbo decoder ASIC, IEEE J. Solid-State Circuits, vol.44, issue.1, pp.98-106, 2009.