Skip to Main content Skip to Navigation
Conference papers

A Deeply Pipelined, Highly Parallel and Flexible LDPC Decoder

Jérémy Nadal 1 Mickaël Fiorentino Elsa Dupraz 2, 3 François Leduc-Primeau 1 
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance
Abstract : A deeply pipelined and parallel LDPC decoder architecture is proposed in this paper. The main feature of this architecture is the ∆-update scheme, which relaxes the data dependency requirement and allows for deeper pipelines than typical decoders. The proposed architecture also has the flexibility to handle a large number of codes. Frame error rate performance is shown for three codes with different quantization parameters. Finally, the impact of pipeline depth on processing time and on the energy-delay product (EDP) is evaluated from post-synthesis results. The results show that the ability to have deeper pipelines can lead to large reductions in EDP.
Document type :
Conference papers
Complete list of metadata

Cited literature [8 references]  Display  Hide  Download
Contributor : Elsa Dupraz Connect in order to contact the contributor
Submitted on : Friday, August 28, 2020 - 4:39:06 PM
Last modification on : Friday, August 5, 2022 - 2:54:52 PM
Long-term archiving on: : Sunday, November 29, 2020 - 12:50:57 PM


Files produced by the author(s)



Jérémy Nadal, Mickaël Fiorentino, Elsa Dupraz, François Leduc-Primeau. A Deeply Pipelined, Highly Parallel and Flexible LDPC Decoder. Newcas 2020, Jun 2020, Montreal, Canada. ⟨10.1109/NEWCAS49341.2020.9159808⟩. ⟨hal-02925057⟩



Record views


Files downloads