E. Dupraz, F. Leduc-primeau, and F. Gagnon, Low-latency LDPC decoding achieved by code and architecture co-design, 2018 IEEE 10th International Symposium on Turbo Codes Iterative Information Processing (ISTC), pp.1-5, 2018.
URL : https://hal.archives-ouvertes.fr/hal-02009983

S. Myung, K. Yang, and J. Kim, Quasi-cyclic LDPC codes for fast encoding, IEEE Trans. Inf. Theory, vol.51, issue.8, pp.2894-2901, 2005.

S. Kim, G. E. Sobelman, and H. Lee, a reduced-complexity architecture for LDPC layered decoding schemes, IEEE Trans. Very Large Scale Integr

, 3rd generation partnership project; technical specification group radio access network; multiplexing and channel coding, vol.212

, IEEE Standard for Information technology, Local and metropolitan area networks, Part 11: Wireless LAN MAC and PHY Specifications, IEEE Std, vol.802, pp.1-565, 2009.

M. P. Fossorier, M. Mihaljevic, and H. Imai, reduced complexity iterative decoding of low-density parity check codes based on belief propagation, IEEE Trans. on Commun

X. Chen, S. Lin, and V. Akella, QSN-a simple circular-shift network for reconfigurable quasi-cyclic LDPC decoders, IEEE Trans. on Circuits and Systems II: Express Briefs, vol.57, issue.10, pp.782-786, 2010.

F. Leduc-primeau, F. R. Kschischang, and W. J. Gross, Modeling and energy optimization of LDPC decoder circuits with timing violations, IEEE Trans. on Commun, vol.66, issue.3, pp.932-946, 2018.
URL : https://hal.archives-ouvertes.fr/hal-01779767