Skip to Main content Skip to Navigation
Journal articles

Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA

Jeremy Nadal 1 Amer Baghdadi 2, 3
2 Lab-STICC_2AI - Equipe Algorithm Architecture Interactions
Lab-STICC - Laboratoire des sciences et techniques de l'information, de la communication et de la connaissance : UMR6285
Abstract : The quasi-cyclic (QC) low-density parity-check (LDPC) code is a key error correction code for the fifth generation (5G) of cellular network technology. Designed to support several frame sizes and code rates, the 5G LDPC code structure allows high parallelism to deliver the high demanding data rate of 10 Gb/s. This impressive performance introduces challenging constraints on the hardware design. Particularly, allowing such high flexibility can introduce processing rate penalties on some configurations. In this context, a novel highly parallel and flexible hardware architecture for the 5G LDPC decoder is proposed, targeting field-programmable gate array (FPGA) devices. The architecture supports frame parallelism to maximize the utilization of the processing units, significantly improving the processing rate. The controller unit was carefully designed to support all 5G configurations and to avoid update conflicts. Furthermore, an efficient data scheduling is proposed to increase the processing rate. Compared to the recent related state of the art, the proposed FPGA prototype achieves a higher processing rate per hardware resource for most configurations.
Complete list of metadata
Contributor : Amer Baghdadi Connect in order to contact the contributor
Submitted on : Tuesday, September 14, 2021 - 6:28:51 PM
Last modification on : Monday, October 11, 2021 - 2:24:03 PM



Jeremy Nadal, Amer Baghdadi. Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, IEEE, 2021, 29 (6), pp.1141-1151. ⟨10.1109/TVLSI.2021.3072866⟩. ⟨hal-03344261⟩



Les métriques sont temporairement indisponibles